Assignment GDB Solution: CS501 Advance Computer Architecture

loading...

CS501 Assignment 2 Solution Spring 2018

Questions No 1                                                                                                            Marks (7+3 = 10) Consider the following sequence of instructions in a pipelined scenario: add r2, r1, r3 sub r7, r2, r5 or r9, r6, r2 and r12, r7, r2 st r11,100(r7) Show data dependencies in the above sequence of instructions. Mention any two schemes to resolve the problems in part […]

CS501 Assignment 1 Solution Spring 2018

Questions No 01                                                                                                                                     Marks (8+4 = 12) Write the SRC Assembly language program to evaluate the Equation with appropriate directives. Note: Assume that a multiply instruction exists in ISA. Also show memory map for each step. Questions No 02                                                                                                                                     Marks (4+4 = 08) Identify the addressing modes of the following: R4 Jump 8 M[R5]+d M[R[6]+50] […]

CS501 Assignment 1 Solution Spring 2018

Questions No 01          Marks (8+4 = 12) Write the SRC Assembly language program to evaluate the Equation with appropriate directives. Note: Assume that a multiply instruction exists in ISA. Also show memory map for each step. Questions No 02                                                                                                                                     Marks (4+4 = 08) Identify the addressing modes of the following: R4 Jump 8 M[R5]+d M[R[6]+50] M[R2] […]

CS501 Assignment 1 Solution Fall 2017

Suppose we have a Processor XYZ with the following specifications: Processor speed is 1 GHz. It takes 2500 clock cycles to carry out a context switch followed by starting an Interrupt Service Routine (ISR). To execute an ISR, 5000 cycles are required. The device makes 100 interrupt requests per second. Moreover when there are no […]

CS501 Assignment No 01 Solution Fall 2017

Questions No 01 Marks (12) Write the code/instructions to implement the expression A = (B – C) + 15(D – 45) on 3, 2, 1, and 0-address machines. Questions No 02 Marks (08) Compute the total memory traffic in bytes for both instruction fetch and instruction execution for the code that implements the expression evaluation […]

CS501 Assignment 3 Solution Spring 2017

Question # 1:                                                                        12 Marks Take NUXI Problem in context (as discussed in Lecture # 24) and store the following hexadecimal values (each 4 bytes) into Little-Endian and Big-Endian memory maps. Hexadecimal Values (Most Significant to Least Significant) Little-Endian (lowest to highest address) Big-Endian (lowest to highest address) 57B1002A h     01234567 h   […]

CS501 Assignment 3 Solution Spring 2017

Question # 1 Take NUXI Problem in context (as discussed in Lecture # 24) and store the following hexadecimal values (each 4 bytes) into Little-Endian and Big-Endian memory maps. Hexadecimal Values (Most Significant to Least Significant) Little-Endian (lowest to highest address) Big-Endian (lowest to highest address) 57B1002A h 01234567 h 25267292 h AA0040BC h FEBC6012 h 1A4313D4 […]

CS501 Assignment 1 Solution Spring 2017

Question: Consider the following equation; z= 8(a-b) + 19(c-29) You have to solve this equation using the following; 3-Address instruction Solution: SUB z, a, b                  # z ← a-b MUL z, 8                     # z←8(a-b) SUB T, c, 29                # T←(c-29) MUL T, T, 19               #T←19(c-29) ADD z, z, T                   #z←(z+T) 2-Address instruction Solution: MOV z, […]

CS501 GDB Solution Feb 2015

GDB Topic: “As memory subsystem is one of the most important components of computer and the overall speed of the computer can be improved by improving the performance of memory sub-system. The performance of the memory sub-system depends on two characteristics:  Bandwidth and Latency. But, there are often subtle tradeoffs between latency and bandwidth as giving more emphasis […]

CS501 Advance Computer Architecture Assignment 2 Solution

Advance Computer Architecture (CS501) Assignment # 2    Total marks = 20                                                                                   Deadline Date = December 9, 2014 Please carefully read the following instructions before attempting assignment. Rules for Marking It should be clear that your assignment would not get any credit if: The assignment is submitted after the due date. The submitted assignment […]